Advanced Packaging for Heterogeneous Integration

Sectore Statement Statement

Ravi Mahajan, Deepak Goyal, Bob Wiedmaier, Liang Zhang November 2021



Executive Summary

- Heterogeneous Integration (HI) is an important vehicle to drive continued advances in Micro-electronics
- Advanced Packaging Architectures today provide unprecedented levels of Heterogeneous Integration in Client, Server and Discrete Graphics
- The vision is to develop heterogeneously integrated leadership products using advanced packaging technologies to match the functionality of a monolithic SOC (and more)
- Future products face a slew of complex performance and manufacturing demands along multiple vectors
- We as a community must collaboratively extend advanced packaging technology envelopes along multiple vectors to meet the demands of the future

Historical Context

"Quiet" Revolutions in Packaging

<u>1990s</u> : Packaging revolutionized by launch of the <u>first flip-chip</u> <u>organic substrate</u>; A New Package Industry is born

<u>2000s</u> : Copper Pillar Bumps on die are introduced as an extension on Cu backend; Intel leads the industry by deploying <u>fully lead & halogen</u> <u>free packages</u>; High Pin Count Land Grid Sockets Become Mainstream; Drive to greater adoption of Ball Grid Arrays enables "Small and Thin"

2010s : Thermo-Compression Bonding Tools enable Fine Pitch Flip-Chip; <u>Multiple Breakthrough 2D Multi-Chip Packaging Technologies</u> (CoWOS, EMIB, FOCOS) Introduced : <u>HBM, Foveros, SOIC open up the</u> <u>3rd Dimension</u>

(intel)









<section-header><text><text>



Thermo-compression Bonding for Fine-pitch Copper-pillar Flip-chip Interconnect – Tool Features as Enablers of Unique Technology

Amram Eitan; Kin-Yik Hung Intel Corporation; ASM Pacific Technology Ltd. 5000 W. Chandler Blvd., AZ, USA; 16-22 Kung Yip Street, Kwai Chung, Hong Kong Amram eitan@intel.com; kyhung@asmpt.com

Packaging Today

Packaging for HI is Not a New Idea*

Moore's Law, 40 years and Counting

Future Directions of Silicon and Packaging

Bill Holt

General Manager Technology and Manufacturing Group Intel Corporation

InterPACK '05 2005 Heat Transfer Conference

Key Messages

- Systems/platform focus drives increased requirements for silicon and packaging
- Making the right choice between on-chip and in/on package integration is critical to cost effective solutions
- Moore's Law is the engine for continued growth
- Silicon is ideal for homogenous integration
- Packaging is ideal for heterogeneous integration

*Heterogeneous Integration is the integration of <u>separately manufactured & tested components</u> into a <u>higher level assembly (SiP aka MCP)</u> that, in the aggregate, provides <u>enhanced functionality and improved operating characteristics</u> (Ack: Bill Chen, Bill Bottoms)

And it is part of a broad Industry wide Roadmap

Heterogeneous Integration Roadmap (HIR)

the Heterogeneous Future



Launched 10-10-2019 24 chapters 590 Pages Free download Download Link https://eps.ieee.org/technology/hete rogeneous-integration-roadmap







ecosystem





 Sponsored by 3 IEEE Societies (EPS, EDS & Photonics) together with SEMI & ASME Electronics & Photonics Packaging Division

 Articulates state-of-the-art Advances in Technology & Science, Future directions, Significant roadblocks & Potential solutions

HIR is the Knowledge Roadmap & Knowledge Supply Chain for

Comprehensively covering microelectronics technology



Heterogeneous Integration Roadmap

An Application Driven Roadmap

Market/System Applications

- High Performance Computing & Data Center
- Mobile
- Medical, Health & Wearables
- Automotive
- IoT

IEEE

Aerospace & Defense

Heterogeneous Integration

Components

- Single Chip and Multi Chip Integration (including Substrates)
- Integrated Photonics
- Integrated Power Electronics
- MEMS & Sensor integration
- 5G Communications & Beyond

photonics





SiP

•

Test

Supply Chain

Integration Processes

Security



Co-Design & Simulation – Tools & Practice

Cross Cutting Technologies

Emerging Research Devices

Reliability (new chapter for 2021)

Thermal Management

3D +2D & Interconnect

WLP (fan in and fan out)

Co-Design & Simulation

Materials & Emerging Research Materials



Assembly and Test Technology Development



Intel has a long history of using MCPs for Time to Market (TTM) & Performance....



DRAM Integration

Knights Landing

Kaby Lake G

Increased Interest in HI is Driven by ..



Additionally, Yield Resiliency and TTM Advantages Make On-Package HI Attractive

The Package is a Compact HI Platform For Several Interesting Use Cases



HI expands possibilities of on-package functionality : Standardized Interfaces help

Sources: Intel Architecture Day (2021) & ERI Summit (2020). The CHIPS work is supported by the DARPA MTO office (DARPA CHIPS Program))

Advanced Packaging Offers a Critical Strategic Advantage

BUILDING RESILIENT SUPPLY CHAINS, REVITALIZING AMERICAN MANUFACTURING, AND FOSTERING BROAD-BASED GROWTH

100-Day Reviews under Executive Order 14017

June 2021

A Report by The White House

Including Reviews by Department of Commerce Department of Energy Department of Defense Department of Health and Human Services

THE WHITE HOUSE

Semiconductor manufacturing and advanced packaging: Semiconductors are an essential component of electronic devices. The packaging, which may contain one or more semiconductors, provides an alternative avenue for innovation in density and size of products. Semiconductors have become ubiquitous in today's world. They enable telecommunications and grid infrastructure, run critical business and government systems, and are prevalent across a vast array of products from fridges to fighter jets. A new car, for example, may require more than 100 semiconductors for touch screens, engine controls, driver assistance cameras, and other

"BUILDING RESILIENT SUPPLY CHAINS, REVITALIZING AMERICAN MANUFACTURING, AND FOSTERING BROAD-BASED GROWTH", A report by the White House, June 2021.

Packaging Vision - Raja Koduri (2018)

Develop and own leadership technology to connect chips and chiplets in a package to match the functionality of a monolithic SOC



Breakthrough Packaging Technologies Approach SOC-like Connectivity Capabilities

DISTRIBUTION STATEMENT C. Distribution authorized to U.S. Government agencies and their contractors for the purposes of GOMACTch 2019. Other requests for this document shall be referred to the DARPA Director's Offici

High density interconnect that enables high bandwidth @ low power is essential to realize this vision

Interconnects in Advanced Packaging....



High Bandwidth, Low Power, Parallel Links drive Need for High Density Die-Die Interconnects

Assembly and Test Technology Development

Physical Metrics for High Density Interconnects



- Wiring Density increases Require Wire (aka IO) Width, Space & Pad reduction (Zero Pad Ideal)
- Bump Density Increases Require Bump Pitch Shrinks

Signaling Considerations in High Density Interconnects

Key factors Affecting Signal Integrity and Power efficiency



Signaling Considerations in High Density Interconnects



- 1. For Details on Optimization See A.C. Durgun, et. al. "Electrical performance limits of fine-pitch interconnects for heterogeneous integration," IEEE ECTC, Las Vegas, NV, 2019
- 2. Simulations above assume a link length of 0.8mm

Current State of Advanced Packaging (Intel Centric View)



Several Advanced Packaging Architectures available today for Scaling in all 3 directions : They have opened Product Arch Opportunities that didn't exist just a decade ago!

Planar Interconnects - MCP Landscape





Our Focus : Push Interconnect Density for Increased BW + Improved Power Efficiency

<u>EMIB E</u>mbedded <u>M</u>ulti-Die <u>Interconnect</u> <u>B</u>ridge

- Localized high-density wiring
- Multiple Bridges, Multiple Bridge Sizes and Bridge Technologies
- Bridge Mix and Match → Enhanced Design Flexibility
- Bridge silicon costs < Silicon interposer
 - No TSVs, Significantly less silicon area
- Die from Different Foundries
- Large Overall Die Area enabled



EMIB Link Capability

	Intel MDF	Intel OPIO	Improvement due to EMIB	
Packaging Tech	EMIB	Standard 2 routing layers		EMIB vs. standard package
Bump Pitch (μm)	55	110		$2 \times \Lambda \times$
Pin Speed (Gbps)	5.4	8–16		bandwidth better power
Shoreline BW density (GBps/mm)	196	34.5 – 69	5.68x – 2.84x	density efficiency
Areal BW density (GBps/mm²)	158	36.7 – 73.4	4.3x – 2.15x	
PHY power efficiency	0.5	1.5-2.0	3x – 4x	

• Intel MDF was announced in Semicon West 2019.

• Intel OPIO 8Gbps was used in a Client in 2013. Higher speeds were developed in an internal study.

3D MCP Landscape



Transition from Solder Based Interconnects to Cu-Cu interconnects will be needed with shrinking bump pitch

Intel Foveros : High Density 3D

Compact Active Die Stacking : Initial Offering is Single Tile on Base die @ 50µm pitch

We are systematically Scaling tile count, Bump pitch

Meteor Lake @ 36µm Bump pitch

- 1. D. Ingerly, et al. "Foveros: 3D Integration and the use of Face-to-Face Chip Stacking for Logic Devices," 2019 IEDM
- 2. W. Gomes et al., "8.1 Lakefield and Mobility Compute: A 3D Stacked 10nm and 22FFL Hybrid Processor System in 12×12mm2, 1mm Package-on-Package," 2020 ISSCC

intel.

Blending 2D and 3D

- Architecture enables >> reticle sized base die & High-Density Bridge links to companion Die
- Increased Partitioning Opportunities

Blending Planar and 3D MCPs (EMIB + Foveros)

HI Enables Complex Integration \rightarrow Exascale Computing

Ponte Vecchio

D2D Pitch	36um
Active Top Die Count Per Stack	16
Max Active Top Die Size	41mm ²
Base Die Size	650mm ²
EMIB Pitch	55um
Core Pitch (min)	100um
Memory (HBM)	8x
Package size	(77.5 x 62.5) mm
EMIB count	11

Intel implementing deep heterogeneous integration in product stack

Assembly and Test Technology Development

Packaging Beyond Today

I/O Bandwidth & Speed Scaling Trends

- Growing Network & Memory (BW + Speed)
 Demand
- As peak FLOPS grow BW will need to keep up
- BW Demand requires Continued Scaling of On-Package and Off-Package Interconnects

Interconnect Scaling to Enable Bandwidth Scaling

Generations		1	2	3	4	5
Raw Bandwidth Density (GBps/mm)		125	250	500	1000	2000
Package Technology	Minimum Bump Pitch (μm)	55	40	30	20	10
	IO/mm	500	667	1000	1500	2000
	IO/mm ²	331	625	1111	2500	10000
Signaling Speed (Gbps)		2	3	4	5.33	8

• Area Interconnects for 3D Architectures

Generations		1	2	3	4	5
Raw Bandwidth Density (Gbps/mm ²)		125	250	500	1000	2000
Package Technology	Minimum Bump Pitch (μm)	40	30	20	15	10
	IO/mm ²	625	1111	2500	4444	10000
Signaling Speed (Gbps)		1.6	1.8	1.6	1.8	1.6

Source : Chapter 22 in IEEE Heterogeneous Integration Roadmap (https://eps.ieee.org/technology/heterogeneous-integration-roadmap/2019-edition.html)

Continued leadership in Advanced Packaging

Embedded Multi-die Interconnect (EMIB)

bump pitch ≤ **55 microns**

- leads industry
- first 2.5D embedded bridge solution
- products shipping since 2017

Foveros Technology

bump pitch **50-36 microns**

- wafer-level packaging capabilities
- first-of-its-kind 3D stacking solution

Foveros Omni

bump pitch ~25 microns

- next gen Foveros technology
- unbounded flexibility with performance 3D stacking technology for die-to-die interconnect and modular designs

Foveros Direct

.....

bump pitch < 10 microns

- direct copper-tocopper bonding for low resistance interconnects
- blurs the boundary between where the wafer ends and the package begins

Packaging Innovations: Foveros Omni and Foveros Direct

increase to 10K density

Foveros Direct

direct copper-to-copper bonding which enables low resistance interconnects

FUB level

partitioning

 Rich Interconnect Portfolio allows greater mix-and-match and better/independent interconnect optimization for Power and IO

Bonded Cu

Interconnect

intel

30

 Pitch Scaling from 25µm → ≤ 10µm leads to an order of magnitude increase in IO/mm² (1600 → ≥ 10,000)

What do we all need to work on?

The Package as a HI Platform – Key Focus Areas

Power-efficient, High Bandwidth On-Package IO links

Enable a diversity of off-package IO protocols

Deliver noise isolation for single ended and differential signals

Manage increasing cooling demands

Support complex power delivery architectures

Meet diverse application functionality ranging from high performance servers to flexible, wearable electronics

intel

Meet a broad spectrum of reliability requirements for different market segments and applications

Provide cost effective, high precision quick turn assembly

Packaging has tremendous breadth : I will pick only a few areas for discussion today

Heterogeneous Packaging: Materials & Mechanics Challenges and opportunities

- Assembly and reliability challenges in Advanced Packaging present unique opportunities for material development, advanced simulation methods and metrologies
 - Need Multiphysics based Co-optimization approaches and advanced metrologies to accelerate progress.

Assembly and Test Technology Development

•

FI/FA Challenges: Fault isolation

• Will need Si FI/FA capabilities and/or develop hybrid capabilities

FI/FA Challenges: non-destructive imaging

Cheryl Hartfield et. al. DOI: 10.1109/IPFA.2018.8452551

CSAM resolution increases with frequency; need to thin down Si for GHz 775µm thick Si 100 MHz transducer ~50µm resolution <5 um thick Si De Wolf et. al, ISTFA 2019

Imaging subtle defects buried under multiple interfaces non-destructively is challenging

• Sample prep and long scanning time needed to reach high resolution for fine pitch TSV, HBI

FI/FA Challenges: sample preparation

- Large area (deep and wide) artifact free cross-sectional exposure with high accuracy.
- Countering high and complex warpage shapes for uniform package delayering.
- Uniform Si thinning down for high resolution GHz CSAM, fault isolation and FIB cross-sections

Dimensional Metrology Challenges: New Technology Adoption

Intel drove metrology equipment companies to have early adoption of new technologies

SLI Solder Balls

Epoxy Fillet Profile

SLI Solder Paste

Stiffener/Substrate

LID/Substrate Profile

Laser mark

Wire Bond Profile

How can we speed up new metrology technology development and adoption?

Metrology Challenges: Bump Height/Coplanarity

Detector

ocusing

Laser

Typical bump metrologies for electronic packaging and their limitations:

- Triangulation

 Accuracy
- **Projection Moire'**
 - Accuracy

What's needed is a method with the accuracy of interferometry, and with sufficient vertical range without the time lost to vertical scanning.

Possibilities:

- Holography
- Chromatic Confocal Line Sensor

Current methods are approaching their limits of accuracy, precision and speed as feature scaling continues and the number of features increases dramatically.

Summary

- Heterogeneous Integration (HI) is the vehicle for continued advances in Micro-electronics
- Advanced Packaging Architectures today provide unprecedented levels of Heterogeneous Integration in Client, Server and Discrete Graphics
- Future products face a slew of complex performance and manufacturing demands along multiple vectors
- We as a community must collaboratively extend advanced packaging technology envelopes along multiple vectors to meet the performance demands of the future
 - Engaging in Industry wide efforts to drive us forward e.g. (<u>https://eps.ieee.org/technology/heterogeneous-integration-roadmap.html</u>)
 - FI/FA/MA/Metrology tool developments must keep pace with the Technology Roadmap
 - Packaging & Si BE are now indistinguishable FA/FI metrologies including Si FI is critical

Legal Notices

Legal Notices

All product and service plans, and roadmaps are subject to change without notice. Any forecasts of goods and services needed for Intel's operations are provided for discussion purposes only. Intel will have no liability to make any purchase in connection with forecasts published in this document. Code names are often used by Intel to identify products, technologies, or services that are in development and usage may change over time. No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

All product and service plans and roadmaps are subject to change without notice. The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade. You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

Statements in this document that refer to future plans or expectations are forward-looking statements. These statements are based on current expectations and involve many risks and uncertainties that could cause actual results to differ materially from those expressed or implied in such statements. For more information on the factors that could cause actual results to differ materially, see our most recent earnings release and SEC filings at www.intc.com.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others. This document contains information on products and/or processes in development.

Thank you